CLAIMS

I CLAIM:

(m)

A method of measuring a data signal to create an eye diagram of that signal, the method 2 comprising the steps of: setting a hits count to zero; (a) comparing the instantaneous voltage of a clock signal associated with the data signal to 4 (b) a clock threshold voltage to produce a logical clock signal; 6 (c) delaying the logical clock signal by a selected first amount to produce a delayed logical clock signal; 8 comparing the instantaneous voltage of the data signal to be measured to a data threshold (d) voltage to produce a logical data signal; 10 delaying the logical data signal by a selected second amount to produce a delayed logical (e) data signal: 12 (f) delaying the delayed logical clock signal by a selected third amount to produce a doubly delayed logical clock signal; 14 (g) capturing the value of the delayed logical data signal in response to the delayed logical clock signal; 16 capturing the value of the delayed logical data signal in response to the doubly delayed (h) logical clock signal; 18 incrementing the hits count each time a value captured in step (g) is different to that (i) captured in step (h); 20 (j) repeating steps (b) through (i) until a selected condition is satisfied; (k) subsequent to step (j), storing the count of step (i) in a data structure indexed by the 22 difference between the first and second amounts and by the data threshold voltage: repeating steps (a) through (k) with different combinations of the data threshold voltage (l) and difference between the first and second amounts; and 24

generating an eye diagram from the hits counts stored in the data structure.

2. An eye diagram analyzer comprising:

2

4

6

8

10

12

14

16

a variable clock signal waveform delay circuit having an input for receiving a clock signal and an output producing a delayed clock signal;

a threshold detector having a variable threshold, an input for receiving a data signal to be measured as an eye diagram and having an output producing a logical data signal;

a variable data signal waveform delay circuit having an input coupled to receive the logical data signal and an output producing a delayed logical data signal;

a transition detection circuit coupled to the delayed clock signal and to the delayed logical data signal, and having an output producing a transition signal indicative of a transition in the delayed logical data signal occurring during a selected length of time subsequent to a transition in the delayed clock signal;

a counter coupled to the transition signal and that counts occurrences thereof; and a memory whose content is organized as a data structure indexed by the difference in delays for the variable clock signal waveform delay circuit and the variable data signal waveform delay circuit, by the variable threshold, and that stores in an indexed location the number of counted occurrences.